DE0-nano
From Fpga4u
DE0-nano
- This board has been developed by Terasic, Terasic DE0-nano board full documentation and starting example.
Specifications
-  FPGA_ Altera Cyclone IV E, EP4C22F17C6 --> 
- Cyclone IV version E
- C22: ~22'000 Logic Elements (LE)
- F17: BGA 486 pin package
- C6: Speed version
 
-  SDRAM:
- ISSI 42S16160 SDRAM, 4M x16 bits x 4 Banks = 256 Mbits organised in 4M words of 16 bits with 4 banks --> 32 MBytes of data
- Synchronous SDRAM on rising edge of Clk
- Needs a PLL in the FPGA to generate it's clock with a negative phase of -3ns from the controller and system Clock
-  To use it in Quartus Qsys or SOPC Builder, select an PLL with :
- c0 clk for all the system (50 MHz is a good option)
- c1 to connect as external conduit on the SDRAM Clk pin (50 MHz is a good option)
 
 
-  EPCS4
- 64 Mbits of Flash memory for a default design to be programmed on the board
- Can be initialized with a FPGA design and if a NIOSII processor included (softcore processor) the software to make it running
 
-  I2C memory
- 2 kbits of EEPROM memory on i2c, as 256 x 8
-  i2c addresse: 1010 000 R/nW -->
- 0xA0 for Write
- 0xA1 for Read
 
 
-  LEDs & buttons
- 8 green LEDs on the board with direct access, active High to turn the LED ON
- 2 buttons with debounce, active LOW when pressed, could be used as static Clock or Reset_n
- 4 DIPs switches
 
-  Accelerometer
- 3D G-sensor ADI ADXL345, 13 bits resolution
- SPI or i2c interface
- 1 interrupt line
 
-  A/D converter
- NS ADC 128S022, 8 channels, 12 bits resolution
- 50 ks/s to 200 ks/s
- SPI connection
 
-  Connectors
-  2 x 40 pins male header on top (GPIO0 and GPIO1) with:
- 2x Gnd
- 1x 5V Power
- 1x 3.3V Power
- 2x Input only (GPIO0_IN, GPIO1_IN)
- 34x I/O (GPIO0 and GPIO1)
 
-  1x 26 pins male on Bottom (GPIO2) with:
- 1x Gnd
- 1x 3.3V Power
- 3x Input only (GPIO2_IN)
- 13x I/O (GPIO2)
- 8x Analog Inputs (IN0..IN7)
 
-  1 USB
- Power supply of the board
- Debugging through USB-JTAG interface
 
- External 2 pins for 5V power
 
-  2 x 40 pins male header on top (GPIO0 and GPIO1) with:
-  Oscillator
- 50 MHz oscillator
 
Warning: Please notice that this Wiki is under continuous development. You are encouraged to help improve it!

